

# SILICA Xynergy Board


Explore the Synergies:  
STM32 meets Spartan-6



**Core 'n More**

SILICA Microcontroller Solutions


# Block Diagram / Features STM32F217



- ▶ **14.579** Logic Cells (6 Bit LUT, 2 Flip-Flops)
- ▶ **576Kb** Block RAM organized in **32** 18Kb Blocks
- ▶ **2** Clock Management Tiles (CMTs), each containing 2 DCMs and 1 PLL
- ▶ Maximum **232** Single-Ended or **116** Differential User I/Os
- ▶ **32** DSP48A1 Slices: Multiply Accumulate (MAC) and many more arithmetic functions
- ▶ **2** DDR2 / DDR3 SDRAM Memory Controller Block

XILINX.  
SPARTAN 

# SILICA Xynergy Board Block Diagram




# Board Features



**Core 'n More**  
SILICA Microcontroller Solutions

## SILICA Xynergy Board



- 🌐 **Implementation of Industrial Ethernet IP in FPGA**
- 🌐 **Motorcontrol with FPGA acceleration of closed loop algorithms**
- 🌐 **General purpose Industrial Applications using Ethernet / USB / CAN / SPI / I<sup>2</sup>C**
- 🌐 **Access to DDR3 Memory**
- 🌐 **General Purpose Pre- and Coprocessing with FPGA , i.e. Digital Filtering , Advanced Crypto, Video etc.**
- 🌐 **Custom Interfaces**
- 🌐 **Evaluation of mixed Microcontroller / FPGA Designs**

- Development Tools available from Keil, IAR, Hitex, Lauterbach, Atollic, Raisonance (GNU)
- Free Standard- , USB-, Graphics- and Motorcontrol Libraries available from STMicroelectronics
- Free and advanced TCP/IP Stacks available from CMX, Free RTOS, Interniche, Keil, Micrium, NexGen and lwIP as open source
- RTOSs available from CMX, FreeRTOS, IAR, Keil, Micrium, Segger
- In-Circuit Debugger available from ST, Keil, IAR, Hitex, Lauterbach



